

Dual N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:


BV_{DSS}	20V
$R_{DS(on)}$ (MAX.)	14m Ω
I_D	10A

Dual N-Channel MOSFET

UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free

ESD Protection



ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 12	V
Continuous Drain Current	$T_A = 25\text{ }^\circ\text{C}$	I_D	10	A
	$T_A = 70\text{ }^\circ\text{C}$		6.4	
Pulsed Drain Current ¹		I_{DM}	40	
Power Dissipation	$T_A = 25\text{ }^\circ\text{C}$	P_D	2.27	W
	$T_A = 70\text{ }^\circ\text{C}$		0.91	
Operating Junction & Storage Temperature Range		T_{j}, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta jc}$		7.5	$^\circ\text{C} / \text{W}$
Junction-to-Ambient ³	$R_{\theta ja}$		55	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

³55 $^\circ\text{C} / \text{W}$ when mounted on a 1 in² pad of 2 oz copper.



ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	20			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	0.4	0.75	1.2	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±12V			±10	μA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 16V, V _{GS} = 0V			1	μA
		V _{DS} = 16V, V _{GS} = 0V, T _J = 125 °C			10	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 5V, V _{GS} = 4.5V	7			A
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 4.5V, I _D = 7A		12.3	14	mΩ
		V _{GS} = 2.5V, I _D = 4A		15	20	
		V _{GS} = 1.8V, I _D = 1A		20	30	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 7A		8		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 10V, f = 1MHz		1192		pF
Output Capacitance	C _{oss}			203		
Reverse Transfer Capacitance	C _{rss}			174		
Gate Resistance	R _g	V _{GS} = 15mV, V _{DS} = 0V, f = 1MHz		1.8		Ω
Total Gate Charge ^{1,2}	Q _g	V _{DS} = 10V, V _{GS} = 4.5V, I _D = 4A		14.2		nC
Gate-Source Charge ^{1,2}	Q _{gs}			1.8		
Gate-Drain Charge ^{1,2}	Q _{gd}			5		
Turn-On Delay Time ^{1,2}	t _{d(on)}	V _{DS} = 10V, I _D = 1A, V _{GS} = 4.5V, R _{GS} = 6Ω		15		nS
Rise Time ^{1,2}	t _r			18		
Turn-Off Delay Time ^{1,2}	t _{d(off)}			35		
Fall Time ^{1,2}	t _f			20		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T_C = 25 °C)						
Continuous Current	I _S				2	A
Pulsed Current ³	I _{SM}				8	
Forward Voltage ¹	V _{SD}	I _F = I _S , V _{GS} = 0V			1.2	V

¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.







²Independent of operating temperature.






³Pulse width limited by maximum junction temperature.

EMC will review datasheet by quarter, and update new version.



TYPICAL CHARACTERISTICS






Ordering & Marking Information:

Device Name: EMZF14A02V for EDFN3X3



- ZF14A02: Device Name
- ABCDEFG: Date Code
- A: Assembly House
- B: Year(A:2008 B:2009 C:2010....)
- C: Month(A:01 B:02 C:03 D:04 E:05 F:06 G:07 H:08 I:09 J:10 K:11 L:12)


Outline Drawing



Dimension in mm


Dimension	A	A1	b	c	D	D1	D2	E	E1	E2	e	L	L1	θ1
Min.	0.65	0	0.20	0.10	2.90	2.15	0.28	3.10	2.90	1.53	0.55	0.30	-	0°
Typ.	0.75	-	0.30	0.15	3.00	2.47	0.38	3.20	3.00	1.81	0.65	0.40	0.075	10°
Max.	0.90	0.05	0.40	0.25	3.30	2.75	-	3.50	3.30	1.98	0.75	0.50	0.150	14°

Recommended minimum pads





Tape&Reel Information: 5000pcs/Reel



產品別	EDFN3X3
Reel 尺寸	13"
編帶方式	<p>FEEED DIRECTION</p>
前空格	50
後空格	50
裝箱數	
滿捲數量	5K
捲/內盒比	1 : 1
內盒滿箱數	5K
內/外箱比	10 : 1
外箱滿箱數	50K