


Single P-Channel Logic Level Enhancement Mode Field Effect Transistor

• Product Summary:

	P-CH
BVDSS	-20 V
$R_{DS(ON)}(MAX.)@V_{GS}=4.5V$	21.0 mΩ
$R_{DS(ON)}(MAX.)@V_{GS}=2.5V$	25.0 mΩ
$I_D @T_C=25^{\circ}C$	-13 A
$I_D @T_A=25^{\circ}C$	-9 A

• Pin Description:



Single P Channel MOSFET

UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



• ABSOLUTE MAXIMUM RATINGS ($T_A = 25^{\circ}C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNIT
Gate-Source Voltage	V_{GS}	±8	V
Continuous Drain Current	I_D	$T_C = 25^{\circ}C$	-13
		$T_C = 100^{\circ}C$	-8
Continuous Drain Current	I_D	$T_A = 25^{\circ}C$	-9
		$T_A = 70^{\circ}C$	-7
Pulsed Drain Current ¹	I_{DM}	-52	A
Avalanche Current	I_{AS}	-22	
Avalanche Energy	L = 0.1mH	EAS	24.2
Repetitive Avalanche Energy ²	L = 0.05mH	EAR	12.1
Power Dissipation	P_D	$T_C = 25^{\circ}C$	5
		$T_C = 100^{\circ}C$	2
Power Dissipation	P_D	$T_A = 25^{\circ}C$	2.5
		$T_A = 70^{\circ}C$	1.6
Operating Junction & Storage Temperature Range	T_j, T_{stg}	-55 to 150	°C

• 100% UIS testing in condition of $V_D=12V, L=0.1mH, V_G=4.5V, I_L=13A$, Rated $V_{DS}=-20V$ P-CH

• THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		25	°C/W
Junction-to-Ambient ³	$R_{\theta JA}$		50	

¹Pulse width limited by maximum junction temperature.

²Duty cycle < 1%

³50°C / W when mounted on a 1 in² pad of 2 oz copper.

⁴Guarantee by Engineering test

•ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250uA	-20			V
Gate Threshold Voltage ⁴	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250uA	-0.3	-0.7	-1.2	
Gate-Body Leakage ⁴	I _{GSS}	V _{DS} = 0V, V _{GS} = ±8V			±100	nA
Zero Gate Voltage Drain Current ⁴	I _{DSS}	V _{DS} = -20V, V _{GS} = 0V			1	uA
		V _{DS} = -20V, V _{GS} = 0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = -5V, V _{GS} = -4.5V	-13			A
Drain-Source On-State Resistance ^{1,4}	R _{DS(ON)}	V _{GS} = -4.5V, I _D = -9A		16	21	mΩ
		V _{GS} = -2.5V, I _D = -5A		19	25	
		V _{GS} = -1.8V, I _D = -3A		26	40	
Forward Transconductance ¹	g _{fs}	V _{DS} = -5V, I _D = -9A		22		S
DYNAMIC						
Input Capacitance ⁵	C _{iss}	V _{GS} = 0V, V _{DS} = -10V, f = 1MHz		2839		pF
Output Capacitance ⁵	C _{oss}			273		
Reverse Transfer Capacitance ⁵	C _{rss}			227		
Gate Resistance ^{4,5}	R _g	f = 1MHz		3.7		Ω
Total Gate Charge ^{1,2,5}	Q _g (V _{GS} =-4.5V)	V _{DS} = -10V, V _{GS} = -4.5V, I _D = -9A		34.3		nC
	Q _g (V _{GS} =-2.5V)			20.9		
Gate-Source Charge ^{1,2,5}	Q _{gs}			3.0		
Gate-Drain Charge ^{1,2,5}	Q _{gd}			8.0		
Turn-On Delay Time ^{1,2,5}	t _{d(on)}		V _{DS} = -10V, V _{GS} = -4.5V, I _D = -5A, R _g = 6Ω		6.7	
Rise Time ^{1,2,5}	t _r			16.0		
Turn-Off Delay Time ^{1,2,5}	t _{d(off)}			200.5		
Fall Time ^{1,2,5}	t _f			62.4		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I _S				-13	A
Pulsed Current ³	I _{SM}				-52	
Forward Voltage ^{1,4}	V _{SD}	I _F = I _S , V _{GS} = 0V			-1.2	V
Reverse Recovery Time ⁵	t _{rr}	I _F = I _S , dI _F /dt = 100A / uS		13.1		nS
Peak Reverse Recovery Current ⁵	I _{RM(REC)}			0.93		A
Reverse Recovery Charge ⁵	Q _{rr}			6.7		nC

¹Pulse test : Pulse Width ≤ 300 usec, Duty Cycle ≤ 2%.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.

⁴Guarantee by FT test Item

⁵Guarantee by Engineering test

EMC will review datasheet by quarter, and update new version.

▪ TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig. 7 Gate Charge Characteristics




Fig. 8 Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Single Pulse Maximum Power Dissipation




Fig 11. Effective Transient Thermal Impedance

Ordering & Marking Information:

Device Name: EMF21P02G for SO-8



F21P02: Device Name

ABCDEFGG: Date Code


A: Assembly House

B: Year(A:2008 B:2009 C:2010....)

C: Month(A:01 B:02 C:03 D:04 E:05 F:06 G:07 H:08 I:09 J:10 K:11 L:12)


DEFG: Serial No.

Outline Drawing




Dimension	A	B	C	D	E	F	G	H	I	J	K
Min.	4.7	3.8	5.8	0.31		1.35	0.01	0.4	0.1	0.25	0°
Typ.	4.9	3.9	6	0.41	1.27	1.55	0.18	0.6	0.2	0.3	
Max.	5.1	4	6.2	0.51		1.75	0.25	1.27	0.25	0.5	8°

Footprint





◆ Tape&Reel Information:2500pcs/Reel(Dimension in millimeter)



產品別	SO-8
Reel尺寸	13"
編帶方式	<p>FEED DIRECTION</p>
前空格	25
後空格	50
裝箱數	
滿捲數量	2.5K
捲/內盒比	01:01
內盒滿箱數	2.5K
內/外箱比	10:01
外箱滿箱數	25K



★Datasheet Latest version specification :

	Revision History	Prepared	Approved	Date
A.0	Initial Datasheet	Johnson	Sam	2020/5/27