


P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV _{DSS}	-20V
R _{DSON} (MAX.)	3.2mΩ
I _D	-100A



UIS, R_G 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V _{GS}	±12	V
Continuous Drain Current ¹	T _C = 25 °C	I _D	-100	A
	T _C = 100 °C		-73	
Pulsed Drain Current ²		I _{DM}	-400	
Avalanche Current		I _{AS}	-100	
Avalanche Energy	L = 0.1mH, ID=-100A, RG=25Ω	E _{AS}	500	mJ
Repetitive Avalanche Energy ³	L = 0.05mH	E _{AR}	250	
Power Dissipation	T _C = 25 °C	P _D	69	W
	T _C = 100 °C		27	
Operating Junction & Storage Temperature Range		T _j , T _{stg}	-55 to 150	°C

100% UIS testing in condition of V_D=-15V, L=0.1mH, V_G=-5V, I_L=-70A, Rated V_{DS}=-20V P-CH

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R _{θJC}	1.8	50	°C / W
Junction-to-Ambient ⁴	R _{θJA}			

¹Package Limited.

²Pulse width limited by maximum junction temperature.

³Duty cycle ≤ 1%

⁴50°C / W when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = -250\mu\text{A}$	-20			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-0.4	-0.6	-1.2	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 12V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -16V, V_{GS} = 0V$			-1	μA
		$V_{DS} = -12V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			-10	
On-State Drain Current ¹	$I_{D(\text{ON})}$	$V_{DS} = -5V, V_{GS} = -4.5V$	-100			A
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = -10V, I_D = -20\text{A}$		2.4	2.7	$\text{m}\Omega$
		$V_{GS} = -4.5V, I_D = -20\text{A}$		2.7	3.2	
		$V_{GS} = -2.5V, I_D = -20\text{A}$		3.4	4.1	
Forward Transconductance ¹	g_f	$V_{DS} = -5V, I_D = -20\text{A}$		65		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = -10V, f = 1\text{MHz}$		11116		pF
Output Capacitance	C_{oss}			1303		
Reverse Transfer Capacitance	C_{rss}			592		
Gate Resistance	R_g	$V_{GS} = 15\text{mV}, V_{DS} = 0V, f = 1\text{MHz}$		3		Ω
Total Gate Charge ^{1,2}	$Q_g(V_{GS}=-10V)$	$V_{DS} = -10V, V_{GS} = -10V, I_D = -20\text{A}$		202		nC
	$Q_g(V_{GS}=-4.5V)$			87		
Gate-Source Charge ^{1,2}	Q_{gs}			18		
Gate-Drain Charge ^{1,2}	Q_{gd}			16		
Turn-On Delay Time ^{1,2}	$t_{d(on)}$	$V_{DS} = -10V, I_D = -1\text{A}, V_{GS} = -10V, R_{GS} = 3\Omega$		20		nS
Rise Time ^{1,2}	t_r			55		
Turn-Off Delay Time ^{1,2}	$t_{d(off)}$			270		
Fall Time ^{1,2}	t_f			100		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ\text{C}$)						
Continuous Current	I_s				-100	A
Pulsed Current ³	I_{SM}				-400	
Forward Voltage ¹	V_{SD}	$I_F = -20\text{A}, V_{GS} = 0V$			-1.2	V
Reverse Recovery Time	t_{rr}	$I_F = -20\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$		50		nS
Reverse Recovery Charge	Q_{rr}			180		nC

¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.







Ordering & Marking Information:






Device Name: EMF02P02H for EDFN 5 x 6




→ F02P02: Device Name

→ ABCDEFG: Date Code





Outline Drawing



Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K	L	M
Min.	4.80	5.50	5.90	0.3		0.85	0.15	3.67	0.41	3.00	0.94	0.45	0°
Typ.					1.27								
Max.	5.30	5.90	6.15	0.51		1.20	0.30	4.54	0.85	3.92	1.7	0.71	12°

Recommended minimum pads

