


Single N-Channel Logic Level Enhancement Mode Field Effect Transistor

▪Product Summary:

	N-CH
BVDSS	100V
$R_{DS(on) (MAX.)@V_{GS}=10V}$	4.5mΩ
$R_{DS(on) (MAX.)@V_{GS}=4.5V}$	6.0mΩ
$I_D @T_C=25^{\circ}C$	171.0A
$I_D @T_A=25^{\circ}C$	16.0A

▪ Pin Description:



Single N Channel MOSFET

UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free

▪ABSOLUTE MAXIMUM RATINGS ($T_C = 25^{\circ}C$ Unless Otherwise Noted)



PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_C = 25^{\circ}C$	I_D	171	A
	$T_C = 100^{\circ}C$		108	
Continuous Drain Current	$T_A = 25^{\circ}C$	I_D	16	
	$T_A = 70^{\circ}C$		12	
Pulsed Drain Current ¹		I_{DM}	543	
Avalanche Current		I_{AS}	100	
Avalanche Energy	L = 0.1mH	EAS	500.0	mJ
Repetitive Avalanche Energy ²	L = 0.05mH	EAR	250.0	
Power Dissipation	$T_C = 25^{\circ}C$	P_D	227.3	W
	$T_C = 100^{\circ}C$		90.9	
Power Dissipation	$T_A = 25^{\circ}C$	P_D	2	W
	$T_A = 70^{\circ}C$		1.3	
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150	$^{\circ}C$

▪ 100% UIS testing in condition of VD=50V, L=0.1mH, VG=10V, IL=60A, Rated VDS=100V N-CH

▪THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		0.55	$^{\circ}C/W$
Junction-to-Ambient ³	$R_{\theta JA}$		62.5	

¹Pulse width limited by maximum junction temperature.

²Duty cycle < 1%

³62.5 $^{\circ}C/W$ when mounted on a 1 in² pad of 2 oz copper.

⁴Guarantee by Engineering test

•ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250uA	100			V
Gate Threshold Voltage ⁴	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250uA	2	3	4	
Gate-Body Leakage ⁴	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
Zero Gate Voltage Drain Current ⁴	I _{DSS}	V _{DS} = 80V, V _{GS} = 0V			1	uA
		V _{DS} = 70V, V _{GS} = 0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	171			A
Drain-Source On-State Resistance ^{1,4}	R _{DS(ON)}	V _{GS} = 10V, I _D = 20A		3.6	4.5	mΩ
		V _{GS} = 7V, I _D = 20A		4.5	6	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 20A		90		S
DYNAMIC						
Input Capacitance ⁵	C _{iss}	V _{GS} = 0V, V _{DS} = 50V, f = 1MHz		5400		pF
Output Capacitance ⁵	C _{oss}			1136		
Reverse Transfer Capacitance ⁵	C _{rss}			36		
Gate Resistance ^{4,5}	R _g	f = 1MHz		0.7		Ω
Total Gate Charge ^{1,2,5}	Q _g (V _{GS} =10V)	V _{DS} = 50V, V _{GS} = 10V, I _D = 20A		66.9		nC
	Q _g (V _{GS} =7V)			49.2		
Gate-Source Charge ^{1,2,5}	Q _{gs}			19.3		
Gate-Drain Charge ^{1,2,5}	Q _{gd}			11.8		
Turn-On Delay Time ^{1,2,5}	t _{d(on)}		V _{DS} = 50V, V _{GS} = 10V, I _D = 5A, R _g = 6Ω		23.6	
Rise Time ^{1,2,5}	t _r			24.0		
Turn-Off Delay Time ^{1,2,5}	t _{d(off)}			56.8		
Fall Time ^{1,2,5}	t _f			61.8		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I _S				171	A
Pulsed Current ³	I _{SM}				543	
Forward Voltage ^{1,4}	V _{SD}	I _F = 30A, V _{GS} = 0V			1.2	V
Reverse Recovery Time ⁵	t _{rr}	I _F = 30A, dI _F /dt = 100A / uS		78.1		nS
Peak Reverse Recovery Current ⁵	I _{RM(REC)}			3.55		A
Reverse Recovery Charge ⁵	Q _{rr}			156.3		nC

¹Pulse test : Pulse Width ≤ 300 usec, Duty Cycle ≤ 2%.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.

⁴Guarantee by FT test Item

⁵Guarantee by Engineering test

EMC will review datasheet by quarter, and update new version.

▪ TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig. 7 Gate Charge Characteristics




Fig. 8 Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Single Pulse Maximum Power Dissipation





Fig 11. Effective Transient Thermal Impedance

Ordering & Marking Information:

Device Name: EMD04N10E for TO-220



D04N10: Device Name

ABCDEFG: Date Code


A: Assembly House

B: Year(A:2008 B:2009 C:2010....)

C: Month(A:01 B:02 C:03 D:04 E:05 F:06 G:07 H:08 I:09 J:10 K:11 L:12)

DEFG: Serial No.


Outline Drawing



Dimension	A	A1	b	b1	c	c2	E	L	L1	L2	L3	L4	Ø
Min.	4.07	2.04	0.6	1.15	0.31	1.11	9.9	8.3	2.5	6	14.3	12.7	3.4
Typ.	4.44	2.4	0.8	1.27	-	1.27	10.16	-	2.74	6.3	15	13.4	3.84
Max.	4.82	3	1	1.75	0.65	1.41	11.5	9.75	3.25	6.8	16.9	14.5	4

Dimension	e	g
Min.	2.04	2.85
Typ.	2.54	3.71
Max.	3.04	4.1

◆ Tube Information: 50pcs/Tube (1000pcs/Box)



產品別	TO-220F / TO-220
底塞顏色	白
端塞顏色	藍
裝管方向	Pin 孔朝底塞
裝箱數	
滿管數量	50ea
管/內盒比	20:1
內盒滿箱數	1K
內盒/外箱比	6:1
外箱滿箱數	6K



★Datasheet Latest version specification :

	Revision History	Prepared	Approved	Date
A.0	Initial Datasheet	Jannie	Andy	2017/9/28
A.1	Add revision elements as required by Compal	Johnson	Sam	2020/7/20