



P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

$BV_{DSS}$	-40V
$R_{DS(on)}$ (MAX.)	44m $\Omega$
$I_D$	-9A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free

ABSOLUTE MAXIMUM RATINGS ( $T_C = 25\text{ }^\circ\text{C}$  Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		$V_{GS}$	$\pm 25$	V
Continuous Drain Current	$T_C = 25\text{ }^\circ\text{C}$	$I_D$	-9	A
	$T_C = 100\text{ }^\circ\text{C}$		-6	
Pulsed Drain Current <sup>1</sup>		$I_{DM}$	-36	
Avalanche Current		$I_{AS}$	-9	
Avalanche Energy	$L = 0.1\text{mH}$ , $I_D = -9\text{A}$ , $R_G = 25\Omega$	$E_{AS}$	4	mJ
Repetitive Avalanche Energy <sup>2</sup>	$L = 0.05\text{mH}$	$E_{AR}$	2.5	
Power Dissipation	$T_C = 25\text{ }^\circ\text{C}$	$P_D$	3	W
	$T_C = 100\text{ }^\circ\text{C}$		1.5	
Operating Junction & Storage Temperature Range		$T_{j, T_{stg}}$	-55 to 175	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		25	$^\circ\text{C}/\text{W}$
Junction-to-Ambient	$R_{\theta JA}$		50	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle  $\leq 1\%$



ELECTRICAL CHARACTERISTICS ( $T_c = 25\text{ }^\circ\text{C}$ , Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-40			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-1.0	-1.7	-3.0	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 25V$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -32V, V_{GS} = 0V$			-1	$\mu A$
		$V_{DS} = -30V, V_{GS} = 0V, T_J = 125\text{ }^\circ\text{C}$			-25	
On-State Drain Current <sup>1</sup>	$I_{D(ON)}$	$V_{DS} = -5V, V_{GS} = -10V$	-12			A
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(ON)}$	$V_{GS} = -10V, I_D = -9A$		38	44	$m\Omega$
		$V_{GS} = -4.5V, I_D = -6A$		57	70	
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = -5V, I_D = -9A$		10		S
<b>DYNAMIC</b>						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = -20V, f = 1MHz$		1223		$pF$
Output Capacitance	$C_{oss}$			405		
Reverse Transfer Capacitance	$C_{rss}$			366		
Gate Resistance	$R_g$	$V_{GS} = 15mV, V_{DS} = 0V, f = 1MHz$		7.0		$\Omega$
Total Gate Charge <sup>1,2</sup>	$Q_g$	$V_{DS} = -10V, V_{GS} = -10V, I_D = -9A$		15		nC
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$			2.6		
Gate-Drain Charge <sup>1,2</sup>	$Q_{gd}$			3.1		
Turn-On Delay Time <sup>1,2</sup>	$t_{d(on)}$	$V_{DS} = -10V, I_D = -1A, V_{GS} = -10V, R_{GS} = 6\Omega$		6		nS
Rise Time <sup>1,2</sup>	$t_r$			9		
Turn-Off Delay Time <sup>1,2</sup>	$t_{d(off)}$			18		
Fall Time <sup>1,2</sup>	$t_f$			11		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (<math>T_c = 25\text{ }^\circ\text{C}</math>)</b>						
Continuous Current	$I_S$				-3	A
Pulsed Current <sup>3</sup>	$I_{SM}$				-12	
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = I_S, V_{GS} = 0V$			1.3	V
Reverse Recovery Time	$t_{rr}$	$I_F = I_S, di_F/dt = 100A / \mu S$		15		nS
Reverse Recovery Charge	$Q_{rr}$			8		nC


<sup>1</sup>Pulse test : Pulse Width  $\leq 300\text{ }\mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .

<sup>2</sup>Independent of operating temperature.


<sup>3</sup>Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMB40P04G for SOP-8



Outline Drawing



Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K
Min.	4.70	3.70	5.80	0.33		1.20	0.08	0.40	0.19	0.25	0°
Typ.					1.27						
Max.	5.10	4.10	6.20	0.51		1.62	0.28	0.83	0.26	0.50	8°



TYPICAL CHARACTERISTICS

