


Single N-Channel Logic Level Enhancement Mode Field Effect Transistor

▪Product Summary:

	N-CH
BVDSS	100V
$R_{DS(on) (MAX.)}@V_{GS}=10V$	12.0m Ω
$R_{DS(on) (MAX.)}@V_{GS}=4.5V$	15.0m Ω
$I_D @T_C=25^\circ C$	90.0A
$I_D @T_A=25^\circ C$	11.0A

▪ Pin Description:



Single N Channel MOSFET

UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



▪ABSOLUTE MAXIMUM RATINGS ($T_C = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_C = 25^\circ C$	I_D	90	A
	$T_C = 100^\circ C$		57	
Continuous Drain Current	$T_A = 25^\circ C$	I_D	11	
	$T_A = 70^\circ C$		8	
Pulsed Drain Current ¹		I_{DM}	152	
Avalanche Current		I_{AS}	22	
Avalanche Energy	L = 0.1mH	EAS	24.2	mJ
Repetitive Avalanche Energy ²	L = 0.05mH	EAR	12.1	
Power Dissipation	$T_C = 25^\circ C$	P_D	166.7	W
	$T_C = 100^\circ C$		66.7	
Power Dissipation	$T_A = 25^\circ C$	P_D	2.5	W
	$T_A = 70^\circ C$		1.6	
Operating Junction & Storage Temperature Range		T_{j}, T_{stg}	-55 to 150	$^\circ C$

▪ 100% UIS testing in condition of $V_D=50V$, $L=0.1mH$, $V_G=10V$, $I_L=13.5A$, Rated $V_{DS}=100V$ N-CH

▪THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		0.75	$^\circ C/W$
Junction-to-Ambient ³	$R_{\theta JA}$		50	

¹Pulse width limited by maximum junction temperature.

²Duty cycle < 1%

³50 $^\circ C$ / W when mounted on a 1 in² pad of 2 oz copper.

⁴Guarantee by Engineering test

▪ ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250uA	100			V
Gate Threshold Voltage ⁴	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250uA	1	1.6	3	
Gate-Body Leakage ⁴	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
Zero Gate Voltage Drain Current ⁴	I _{DSS}	V _{DS} = 80V, V _{GS} = 0V			1	uA
		V _{DS} = 80V, V _{GS} = 0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 5V, V _{GS} = 10V	90			A
Drain-Source On-State Resistance ^{1,4}	R _{DS(ON)}	V _{GS} = 10V, I _D = 12A		10	12	mΩ
		V _{GS} = 4.5V, I _D = 10A		12	15	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 12A		45		S
DYNAMIC						
Input Capacitance ⁵	C _{iss}	V _{GS} = 0V, V _{DS} = 50V, f = 1MHz		1595		pF
Output Capacitance ⁵	C _{oss}			267		
Reverse Transfer Capacitance ⁵	C _{rss}			25		
Gate Resistance ^{4,5}	R _g	f = 1MHz		0.8		Ω
Total Gate Charge ^{1,2,5}	Q _g (V _{GS} =10V)	V _{DS} = 50V, V _{GS} = 10V, I _D = 12A		30.8		nC
	Q _g (V _{GS} =4.5V)			17.4		
Gate-Source Charge ^{1,2,5}	Q _{gs}			3.7		
Gate-Drain Charge ^{1,2,5}	Q _{gd}			9.0		
Turn-On Delay Time ^{1,2,5}	t _{d(on)}	V _{DS} = 50V, V _{GS} = 10V, I _D = 5A, R _g = 6Ω		9.4		nS
Rise Time ^{1,2,5}	t _r			10.7		
Turn-Off Delay Time ^{1,2,5}	t _{d(off)}			36.6		
Fall Time ^{1,2,5}	t _f			31.2		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I _S				90	A
Pulsed Current ³	I _{SM}				152	
Forward Voltage ^{1,4}	V _{SD}	I _F = 10A, V _{GS} = 0V			1.3	V
Reverse Recovery Time ⁵	t _{rr}	I _F = 10A, dI _F /dt = 100A / uS		50.0		nS
Reverse Recovery Charge ⁵	Q _{rr}			51.4		nC

¹Pulse test : Pulse Width ≤ 300 usec, Duty Cycle ≤ 2%.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.

⁴Guarantee by FT test Item

⁵Guarantee by Engineering test

▪ TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig.7 Gate Charge Characteristics




Fig.8 Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Single Pulse Maximum Power Dissipation




Fig 11. Effective Transient Thermal Impedance

Ordering & Marking Information:

Device Name: EMB12N10H for EDFN 5x6



B12N10: Device Name

ABCDEFGH: Date Code


A: Assembly House

B: Year(A:2008 B:2009 C:2010....)

C: Month(A:01 B:02 C:03 D:04 E:05 F:06 G:07 H:08 I:09 J:10 K:11 L:12)


DEFG: Serial No.

Outline Drawing




Dimension	A	B	C	D	E	F	G	H	I	J	K	L	M
Min.	4.8	5.55	5.9	0.3	1.17	0.85	0.15	3.61	0.38	3.18	1	0.38	0°
Typ.	4.9	5.7	6	0.4	1.27	0.95	0.2	3.87	0.4	3.44	1.195	0.4	
Max.	5.4	5.85	6.15	0.51	1.37	1.17	0.34	4.31	0.711	3.78	1.39	0.71	12°

Footprint



◆ Tape&Reel Information:2500pcs/Reel



Dimension in mm

Dimension	Carrier tape									Reel	
	A0	B0	D0	E	K0	P0	P1	P2	W	R	R1
Typ.	6.4	5.3	1.5	1.8	1.6	4.0	8.0	2.0	12.0	17.0	330.0
±	0.2	0.2	0.1	0.1	0.6	0.1	0.1	0.1	0.3	2.0	2.0