


Single N-Channel Logic Level Enhancement Mode Field Effect Transistor

• Product Summary:

	N-CH
$BV_{DSS}$	30V
$R_{DSON (MAX.)@V_{GS}=10V}$	6.0m $\Omega$
$R_{DSON (MAX.)@V_{GS}=4.5V}$	9.5m $\Omega$
$I_D @T_C=25^\circ C$	44A

• Pin Description:



Single N Channel MOSFET

UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



• ABSOLUTE MAXIMUM RATINGS ( $T_C = 25^\circ C$  Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		$V_{GS}$	$\pm 20$	V
Continuous Drain Current <sup>1</sup>	$T_C = 25^\circ C$	$I_D$	44	A
	$T_A = 25^\circ C$		15	
	$T_C = 100^\circ C$		44	
Pulsed Drain Current <sup>1</sup>		$I_{DM}$	149	A
Avalanche Current <sup>1,4</sup>		$I_{AS}$	37	
Avalanche Energy <sup>1,4</sup>	$L = 0.1mH$	$E_{AS}$	68	mJ
Repetitive Avalanche Energy <sup>2,4</sup>	$L = 0.05mH$	$E_{AR}$	34.2	
Power Dissipation <sup>1</sup>	$T_C = 25^\circ C$	$P_D$	83.3	W
	$T_C = 100^\circ C$		33.3	
Power Dissipation <sup>1</sup>	$T_A = 25^\circ C$	$P_D$	2.3	W
	$T_A = 70^\circ C$		1.5	
Operating Junction & Storage Temperature Range		$T_j, T_{stg}$	-55 to 150	$^\circ C$

• 100% UIS testing in condition of  $V_D=15V, L=0.1mH, V_G=10V, I_L=22A, \text{Rated } V_{DS}=30V \text{ N-CH}$

• THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		1.5	$^\circ C / W$
Junction-to-Ambient <sup>3</sup>	$R_{\theta JA}$		55	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle  $\leq 1\%$

<sup>3</sup>55 $^\circ C / W$  when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.

<sup>4</sup>Guarantee by Engineering test

**▪ ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25 °C, Unless Otherwise Noted)**

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage <sup>4</sup>	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250uA	30			V
Gate Threshold Voltage <sup>4</sup>	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250uA	1.2	1.5	2.5	
Gate-Body Leakage <sup>4</sup>	I <sub>GSS</sub>	V <sub>DS</sub> = 0V, V <sub>GS</sub> = ±20V			±100	nA
Zero Gate Voltage Drain Current <sup>4</sup>	I <sub>DSS</sub>	V <sub>DS</sub> = 30V, V <sub>GS</sub> = 0V			1	uA
		V <sub>DS</sub> = 30V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125 °C			25	
On-State Drain Current <sup>1</sup>	I <sub>D(ON)</sub>	V <sub>DS</sub> = 10V, V <sub>GS</sub> = 10V	44			A
Drain-Source On-State Resistance <sup>1,4</sup>	R <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 14A		5	6	mΩ
		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 10A		7.5	9.5	
Forward Transconductance <sup>1</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 5V, I <sub>D</sub> = 14A		25		S
<b>DYNAMIC</b>						
Input Capacitance <sup>5</sup>	C <sub>iss</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 15V, f = 1MHz		1212		pF
Output Capacitance <sup>5</sup>	C <sub>oss</sub>			185		
Reverse Transfer Capacitance <sup>5</sup>	C <sub>rss</sub>			115		
Gate Resistance <sup>4,5</sup>	R <sub>g</sub>	f = 1MHz		2	3.5	Ω
Total Gate Charge <sup>1,2,5</sup>	Q <sub>g</sub> (V <sub>GS</sub> =10V)	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 10V, I <sub>D</sub> = 14A		21.5		nC
	Q <sub>g</sub> (V <sub>GS</sub> =4.5V)			10.9		
Gate-Source Charge <sup>1,2,5</sup>	Q <sub>gs</sub>			2.5		
Gate-Drain Charge <sup>1,2,5</sup>	Q <sub>gd</sub>			4.3		
Turn-On Delay Time <sup>1,2,5</sup>	t <sub>d(on)</sub>	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 10V, I <sub>D</sub> = 1A, R <sub>g</sub> = 6Ω		6		nS
Rise Time <sup>1,2,5</sup>	t <sub>r</sub>			5		
Turn-Off Delay Time <sup>1,2,5</sup>	t <sub>d(off)</sub>			33		
Fall Time <sup>1,2,5</sup>	t <sub>f</sub>			16		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS</b>						
Continuous Current	I <sub>S</sub>				44	A
Pulsed Current <sup>3</sup>	I <sub>SM</sub>				149	
Forward Voltage <sup>1,4</sup>	V <sub>SD</sub>	I <sub>F</sub> = I <sub>S</sub> =14A, V <sub>GS</sub> = 0V			1.2	V
Reverse Recovery Time <sup>5</sup>	t <sub>rr</sub>	I <sub>F</sub> = I <sub>S</sub> =24A, dI <sub>F</sub> /dt = 400A / mS		7.65		nS
Peak Reverse Recovery Current <sup>5</sup>	I <sub>RM(REC)</sub>			1.99		A
Reverse Recovery Charge <sup>5</sup>	Q <sub>rr</sub>			8.17		nC

<sup>1</sup>Pulse test : Pulse Width ≤ 300 usec, Duty Cycle ≤ 2%.

<sup>2</sup>Independent of operating temperature.


<sup>3</sup>Pulse width limited by maximum junction temperature.

<sup>4</sup>Guarantee by FT test Item


<sup>5</sup>Guarantee by Engineering test

**EMC will review datasheet by quarter, and update new version.**


▪ TYPICAL CHARACTERISTICS




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance Variation with Drain Current and Gate Voltage**




**Fig.3 Normalized On-Resistance v.s. Junction Temperature**




**Fig.4 On-Resistance v.s. Gate Voltage**




**Fig.5 Forward Characteristic of Reverse Diode**




**Fig.6 Transfer Characteristics**




**Fig.7 Gate Charge Characteristics**




**Fig.8 Typical Capacitance Characteristics**



**Fig.9. Maximum Safe Operating Area**



**Fig.10. Single Pulse Maximum Power Dissipation**



**Fig.11. Effective Transient Thermal Impedance**

Ordering & Marking Information:

Device Name: EMB06N03V for EDFN 3x3



B06N03: Device Name

ABCDEFGH: Date Code


A: Assembly House

B: Year(A:2008 B:2009 C:2010....)

C: Month(A:01 B:02 C:03 D:04 E:05 F:06 G:07 H:08 I:09 J:10 K:11 L:12)


DEFG: Serial No.

Outline Drawing




Dimension	A	A1	b	c	D	D1	E	E1	E2	e	L	L1	θ1
Min.	0.65	0	0.2	0.1	2.9	2.15	3.1	2.9	1.53	0.55	0.25	-	0°
Typ.	0.75	-	0.3	0.15	3	2.45	3.2	3	1.97	0.65	0.4	0.075	10°
Max.	0.9	0.05	0.4	0.25	3.3	2.74	3.5	3.3	2.59	0.75	0.6	0.15	14°

Footprint



◆ **Tape&Reel Information:5000pcs/Reel(Dimension in millimeter)**



產品別	EDFN 3x3
Reel尺寸	13"
編帶方式	<p>FEED DIRECTION</p>
前空格	50
後空格	50
裝箱數	
滿捲數量	5K
捲/內盒比	01:01
內盒滿箱數	5K
內/外箱比	10:01
外箱滿箱數	50K



★Datasheet Latest version specification :

	Revision History	Prepared	Approved	Date
A.0	Initial Datasheet	Jannie	Andy	2015/9/25
A.1	Add revision elements as required by Compal	Johnson	Andy	2019/10/23
A.2	Update thermal resistance coefficient and related information	Johnson	Sam	2020/3/5